Quantum-dot Cellular Automata (QCA) seek potential benefits over CMOS devices such as low power consumption, small dimensions, and high speed operation. Two prominent QCA concerns of wire crossing complexity and circuit robustness are addressed by developing a three-step Bilayer Logic Decomposition (BLD) methodology to design QCA-based logic circuits. The partitioning of QCA computing operations into logic layers realizes considerable improvements in complexity, area, and modularity metrics. Moreover, since larger circuits are divided into two increasingly disjoint sub-planes, verification of the functionality of the design becomes compartmentalized. Design capability of the proposed approach is illustrated and analysed by implementing an area-efficient Full Comparator (FC) based on a novel logic realization. The resulting 1-bit FC achieves 32% improvement in complexity metrics in comparison with the previous optimal QCA-based FC. The related waveforms used in verification of the BLD-generated FC which are obtained by the QCADesigner simulation tool are discussed as a motivating example of the BLD methodology.
Introduction: Power consumption, switching speed, and physical scaling challenges of CMOS technology have motivated research on nanoscale Quantum dot Cellular Automata (QCA) as a transistor-less computing method based around logic networks of QCA cells. QCA cells store binary logic states based on the position of individual electrons determined by Coulomb interaction [1] . The fundamental logic elements realized by these cells are the inverter gates ( Fig.1 (a) ) and the majority gate, with the Original Majority Gate (OMG) and the Rotated Majority Gate (RMG) as shown in Fig.1 (b) and Fig.1 (c) , respectively, along with a QCA wire. The schematic of a QCA wire depicts the consecutive clocking zones which are indicated by different color regions in Fig.1 (d) .
BLD Methodology: Robustness and area-efficiency of logic designs are significant issues in all computing architectures, and of particular impact in QCA circuitry. These are addressed by developing a three-step Bilayer Logic Decomposition (BLD) methodology in pursuit of the following objectives:
 area consumption: a primary contributor of area consumption in QCA architectures is wire crossing which can be significantly reduced by designing a decoupled multi-layer structure.  reliability: facing cells between two adjacent layers have opposite polarizations [2] . Hence, the cells provide a robust configuration by increasing tolerance to misalignment and displacement defects.  modularity: a bilayer design increases multifunction capability. Several novel architectures for QCA gates have been suggested based on this idea [3] [4] .  testing: BLD designs are pre-compartmentalized for more tractable verification compared to conventional single-layer designs. Since the designer is provided with each layer's outputs as a specific Boolean logic function, it is possible to verify each layer independently and rapidly using existing design tool flows. Accordingly, the 3-step BLD methodology is developed, as depicted in Fig.  2 . The design flow proceeds as follows:
Step 1) The function F to be realized is expressed in simplified Sum of Products (SOP) form.
Step 2) Function F is mapped to a binary graph in order to partition the Boolean operations to create two approximately equal gate-count subfunctions. Each sub-function forms a bipartite graph in which each node represents either a Boolean sub-function or logic atom as an input variable.
Step 3) QCA cell realization is designed for each bipartite region within a distinct layer of a bilayer QCA structural layout.
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Step 2) the procedure to create binary tree isomorphic to F is performed. The weight of F is defined by the number of variables which is used to determine exit criteria for partitioning. The gate pool is defined as the set containing all existing fundamental elements desired to be implemented in the design; in our technique and this example, the gate pool is comprised of 2-input and 3-input AND/OR gates. Creation of the gate pool in a binary tree structure facilitates hierarchical design and reuse. For instance, in [3] , 5-input AND and OR are proposed in a dual layer structure which develops the gate pool. Hence, > 3 can be changed to > 5, which means the tree is permitted to implement a function with maximum of 5 inputs.
Step 3) traverses the binary tree to utilize the components in the library to realize the circuit for each of the two layers.
Experimental Results: We use BLD to develop a new approach to realizing a 1-bit FC based on an XOR and an RMG. The logical functions of the comparator can be expressed as:
where A and B are the inputs and OA=B, OB>A and OA>B, as these correspond to the three possible comparative states of two numbers, are the outputs. As mentioned in the previous section, by adding extra cells in the upper layer of a design we can obtain additional reconfiguration capability. Hence, our proposed design has been implemented using the RMG. If an extra input cell is added on the upper layer above the device cell, then a modified RMG (m-RMG) is constructed. The structure of the QCA implementation of m-RMG which functions as + ̅ ( + + ) is shown in Fig. 3(a) . We can utilize this function to implement an efficient 2-input XOR by setting the input cells C and D to -1 and AB, respectively, where -1 denotes a Boolean logic zero condition.
Proof. The Boolean function for XOR is given by:
The cell layout of the proposed XOR is shown in Fig. 3(b) . The lower computational layer has three inputs (A, B, C=0) and the desired output. The AND operation of A and B is generated using an RMG in the upper computational layer and then it is transmitted downward to the drive cell. All the cells except output of the AND have inverting influences on the polarization of the device cell. Therefore, the output of the AND gate has an inverting effect on the output. By leveraging equation (1) and the proposed XOR, the design of a dense 1-bit FC is readily obtained. The schematic and cell layout and simulation results of the proposed structure are shown in the Fig. 4 . Validation of the functionality of the proposed designs are carried out by leveraging QCADesigner tool [10] .
It is worth mentioning that if an n-bit comparator is required, the output being OA=B of the first stage is fed to the input cell C of the next stage. The comparison between the proposed FC and the previous ones are summarized in Table 1 where n stands for the number of bits. As shown in Table 1 , our FC design has resulted in significant improvements. It is shown that our design is associated with 32% reduction in cell count in area complexity and delay when compared to the previous designs, and compares favourably to the most cost-efficient previous design [4] .
Conclusion:
This letter develops and illustrates the 3-step BLD methodology to design 2-computational layer QCA circuits with improved complexity, area, and modularity while also facilitating circuit verification. The capability of the proposed method was analysed by implementing an area-efficient 1-bit FC based on new equations obtained due the developed BLD approach. Future work involves investigation of semi-automated BLD script interfacing to the QCADesigner toolchain. (1) > = ̅ = ( ̅ + ̅ ). = ( B). 
